JPH0410699Y2 - - Google Patents

Info

Publication number
JPH0410699Y2
JPH0410699Y2 JP1982007298U JP729882U JPH0410699Y2 JP H0410699 Y2 JPH0410699 Y2 JP H0410699Y2 JP 1982007298 U JP1982007298 U JP 1982007298U JP 729882 U JP729882 U JP 729882U JP H0410699 Y2 JPH0410699 Y2 JP H0410699Y2
Authority
JP
Japan
Prior art keywords
plating film
resin
lead frame
metal plate
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1982007298U
Other languages
English (en)
Japanese (ja)
Other versions
JPS58111958U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1982007298U priority Critical patent/JPS58111958U/ja
Publication of JPS58111958U publication Critical patent/JPS58111958U/ja
Application granted granted Critical
Publication of JPH0410699Y2 publication Critical patent/JPH0410699Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4823—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a pin of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1982007298U 1982-01-21 1982-01-21 半導体装置のリ−ドフレ−ム Granted JPS58111958U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982007298U JPS58111958U (ja) 1982-01-21 1982-01-21 半導体装置のリ−ドフレ−ム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982007298U JPS58111958U (ja) 1982-01-21 1982-01-21 半導体装置のリ−ドフレ−ム

Publications (2)

Publication Number Publication Date
JPS58111958U JPS58111958U (ja) 1983-07-30
JPH0410699Y2 true JPH0410699Y2 (en]) 1992-03-17

Family

ID=30020054

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982007298U Granted JPS58111958U (ja) 1982-01-21 1982-01-21 半導体装置のリ−ドフレ−ム

Country Status (1)

Country Link
JP (1) JPS58111958U (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4316019B2 (ja) * 1996-10-01 2009-08-19 株式会社東芝 半導体装置及び半導体装置製造方法
JP4815708B2 (ja) * 1999-01-05 2011-11-16 日亜化学工業株式会社 発光ダイオードを用いた表示装置
JP3685057B2 (ja) * 1999-12-08 2005-08-17 日亜化学工業株式会社 Ｌｅｄランプ及びその製造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5816339B2 (ja) * 1975-04-04 1983-03-30 日本電気株式会社 ハンドウタイソウチ
JPS574183A (en) * 1980-06-10 1982-01-09 Toshiba Corp Metallic thin strip for installing semiconductor light-emitting element

Also Published As

Publication number Publication date
JPS58111958U (ja) 1983-07-30

Similar Documents

Publication Publication Date Title
US12300582B2 (en) Method of forming a packaged semiconductor device having enhanced wettable flank and structure
US6297547B1 (en) Mounting multiple semiconductor dies in a package
US7008824B2 (en) Method of fabricating mounted multiple semiconductor dies in a package
US7507605B2 (en) Low cost lead-free preplated leadframe having improved adhesion and solderability
JPH09252014A (ja) 半導体素子の製造方法
KR20020052930A (ko) 반도체장치 및 그 제조방법
US5223746A (en) Packaging structure for a solid-state imaging device with selectively aluminium coated leads
US5406119A (en) Lead frame
JPH0410699Y2 (en])
JPS6086851A (ja) 樹脂封止型半導体装置
KR100891649B1 (ko) 반도체 패키지 제조방법
JPH11297917A (ja) 半導体装置及びその製造方法
JPH0553310B2 (en])
KR200159861Y1 (ko) 반도체 패키지
JPS62263665A (ja) リ−ドフレ−ムおよびそれを用いた半導体装置
JPH0228356A (ja) 表面実装型半導体装置及びその製造方法
KR940010298A (ko) 반도체 패키지 및 그의 제조방법
JPS5986251A (ja) 樹脂封止型半導体装置用リ−ドフレ−ム
KR100230751B1 (ko) 반도체 패키지의 제조방법
JP2516394Y2 (ja) 半導体装置
JP2006269719A (ja) 電子装置
KR960000462Y1 (ko) 기판 반도체 장치
KR0121171Y1 (ko) 멀티칩 반도체 패키지
KR100308393B1 (ko) 반도체패키지및그제조방법
JPS6342860B2 (en])